|
|
ea478fa0c7
|
fix: path in makefile
|
2026-06-09 18:05:55 +03:00 |
|
|
|
35ed5d6e6e
|
tests: add dma test
|
2026-06-09 18:00:12 +03:00 |
|
|
|
f95f6b5b86
|
tests: add simple axis loopback module
|
2026-06-09 17:55:21 +03:00 |
|
|
|
fc89ab10c4
|
infra: add forencich repository as a submodule
|
2026-06-09 17:37:55 +03:00 |
|
|
|
30fa85d01c
|
tests: add axis loopback test
|
2026-06-09 17:23:07 +03:00 |
|
|
|
7e7008ed87
|
tests: add wrapper for axis
|
2026-06-09 17:22:25 +03:00 |
|
|
|
52a2bccc77
|
rtl: add axis iface
|
2026-06-09 17:18:56 +03:00 |
|
|
|
43e2460124
|
docs: add README for tests
|
2026-06-09 16:00:58 +03:00 |
|
|
|
f1c760349f
|
tests: add more cases for base test
|
2026-06-09 15:38:06 +03:00 |
|
|
|
6374dba26d
|
infra: update gitignore
|
2026-06-09 15:30:07 +03:00 |
|
|
|
c0fb75e7c3
|
tests: add simple read/write test
|
2026-06-09 15:29:59 +03:00 |
|
|
|
bc91a8b3ea
|
tb: add converters top file
|
2026-06-09 15:29:03 +03:00 |
|
|
|
563c1d3b69
|
tests: add simple loopback module
|
2026-06-09 15:07:36 +03:00 |
|
|
|
0c314bf2ae
|
infra: add gitignore for sim builds
|
2026-06-09 14:59:49 +03:00 |
|
|
|
79ea1b3486
|
infra: add tb mock and test makefile
|
2026-06-09 14:57:16 +03:00 |
|
|
|
67f075b2e5
|
refactor: add rtl dir
|
2026-06-09 14:56:46 +03:00 |
|
|
|
e31436d909
|
fix: missing ;
|
2026-06-09 14:23:34 +03:00 |
|
|
|
338f30c0d7
|
rtl: add AXI if defines
|
2026-05-28 16:41:26 +03:00 |
|
|
|
00563cbddd
|
chore: first commit
|
2026-05-28 16:40:47 +03:00 |
|
