baulin.fa/rtl_libs
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Commit Graph

  • e4311214eb Merge pull request 'fix: axi dma wrapper' (#2) from dev into master master Филипп Баулин 2026-07-14 12:14:48 +03:00
  • a0a7137064 fix: axi dma wrapper dev Phil 2026-07-10 18:59:50 +03:00
  • f64848fb59 Merge pull request 'add wrappers 1.0' (#1) from dev into master Филипп Баулин 2026-07-10 17:31:51 +03:00
  • 3ddf9130d3 fix: reg_pulse support Phil 2026-07-10 17:30:51 +03:00
  • 4dac1789c8 test: interface comaptibiliy prototype cocotb_proxy Phil 2026-07-10 13:49:44 +03:00
  • 8cadd5a02f Merge branch 'master' of https://git.radiophotonics.ru/baulin.fa/rtl_libs Phil 2026-06-26 17:46:54 +03:00
  • f3450cb22a added axi dma wrapper mysol 2026-06-25 13:42:31 +03:00
  • cf45646812 rtl: rework dma AXIS cmd&status Phil 2026-06-24 13:32:42 +03:00
  • 3cc1235eea rtl: add axiS dma wrapper & tests Phil 2026-06-23 18:17:28 +03:00
  • 844c7ea25f refactor: remove old wrapper Phil 2026-06-17 18:09:49 +03:00
  • 51956ffd2d fix: axi4l reg example update Phil 2026-06-17 18:09:13 +03:00
  • 4a4c8d8ef2 fix: tb cases, now passes Phil 2026-06-17 17:54:09 +03:00
  • dffb32901f fix: args for tb Phil 2026-06-17 17:53:57 +03:00
  • 9ef62b80b8 infra: add tb result to gitignore Phil 2026-06-17 17:24:23 +03:00
  • 8818dd7aac tests: add tb for axi4l_reg_map [WIP, 1 test broken] Phil 2026-06-17 17:23:23 +03:00
  • 600fba5d3e tests: add axi4l_reg test wrapper Phil 2026-06-17 17:16:07 +03:00
  • 7cc0b19657 infra: add makefile for axi lite reg tests Phil 2026-06-17 16:37:48 +03:00
  • da01c5856b refactor: move dma if converters to single file Phil 2026-06-17 14:48:06 +03:00
  • 14004aa90e tests: update main tb for dma Phil 2026-06-12 13:56:13 +03:00
  • 94090f2f8e tests: update wrappers Phil 2026-06-12 13:55:46 +03:00
  • 0933768537 rtl: re-factor dma for new ifaces Phil 2026-06-11 17:03:37 +03:00
  • 7bafa8534f rtl: add write desc converters Phil 2026-06-11 15:47:59 +03:00
  • 344d03e1d5 rtl: add read desc converters Phil 2026-06-11 15:47:43 +03:00
  • 0eaf39ade7 rtl: add axi dma if collection Phil 2026-06-11 15:23:11 +03:00
  • c18233e16a chore: add some notes Phil 2026-06-09 18:11:27 +03:00
  • fbfb869f00 tests: add test wrapper flat2if Phil 2026-06-09 18:07:42 +03:00
  • 4e8141d13f tests: use forencich test for DMA wrapper Phil 2026-06-09 18:06:48 +03:00
  • a2e330d193 rtl: add dma simple wrapper Phil 2026-06-09 18:06:14 +03:00
  • ea478fa0c7 fix: path in makefile Phil 2026-06-09 18:05:55 +03:00
  • 35ed5d6e6e tests: add dma test Phil 2026-06-09 18:00:12 +03:00
  • f95f6b5b86 tests: add simple axis loopback module Phil 2026-06-09 17:55:21 +03:00
  • fc89ab10c4 infra: add forencich repository as a submodule Phil 2026-06-09 17:37:55 +03:00
  • 30fa85d01c tests: add axis loopback test Phil 2026-06-09 17:23:07 +03:00
  • 7e7008ed87 tests: add wrapper for axis Phil 2026-06-09 17:22:25 +03:00
  • 52a2bccc77 rtl: add axis iface Phil 2026-06-09 17:18:56 +03:00
  • 43e2460124 docs: add README for tests Phil 2026-06-09 16:00:58 +03:00
  • f1c760349f tests: add more cases for base test Phil 2026-06-09 15:38:06 +03:00
  • 6374dba26d infra: update gitignore Phil 2026-06-09 15:30:07 +03:00
  • c0fb75e7c3 tests: add simple read/write test Phil 2026-06-09 15:29:59 +03:00
  • bc91a8b3ea tb: add converters top file Phil 2026-06-09 15:29:03 +03:00
  • 563c1d3b69 tests: add simple loopback module Phil 2026-06-09 15:07:36 +03:00
  • 0c314bf2ae infra: add gitignore for sim builds Phil 2026-06-09 14:59:49 +03:00
  • 79ea1b3486 infra: add tb mock and test makefile Phil 2026-06-09 14:57:16 +03:00
  • 67f075b2e5 refactor: add rtl dir Phil 2026-06-09 14:56:46 +03:00
  • e31436d909 fix: missing ; Phil 2026-06-09 14:23:34 +03:00
  • 2c96a87585 fix: experimental change to fix reg map pkg for vivado Phil 2026-05-29 15:30:42 +03:00
  • 3261b66aaa fix: syntax errors Phil 2026-05-29 15:30:24 +03:00
  • 338f30c0d7 rtl: add AXI if defines Phil 2026-05-28 16:41:26 +03:00
  • 00563cbddd chore: first commit Phil 2026-05-28 16:40:47 +03:00