baulin.fa/rtl_libs
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
9 Commits 2 Branches 0 Tags
c0fb75e7c37a454bd9ae8a64717ba495d296bfa0
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Phil c0fb75e7c3 tests: add simple read/write test
2026-06-09 15:29:59 +03:00
axi
tests: add simple read/write test
2026-06-09 15:29:59 +03:00
.gitignore
infra: add gitignore for sim builds
2026-06-09 14:59:49 +03:00
README.md
chore: first commit
2026-05-28 16:40:47 +03:00

README.md

RTL Libs

AXI Defines

Description
universal components for FPGA development
Readme 98 KiB
Languages
SystemVerilog 100%