baulin.fa/rtl_libs
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
4 Commits 3 Branches 0 Tags
67f075b2e5fb73b82fd52a2261624a9973d45b5f
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Phil 67f075b2e5 refactor: add rtl dir
2026-06-09 14:56:46 +03:00
axi
refactor: add rtl dir
2026-06-09 14:56:46 +03:00
README.md
chore: first commit
2026-05-28 16:40:47 +03:00

README.md

RTL Libs

AXI Defines

Reference in New Issue View Git Blame Copy Permalink
S
Description
universal components for FPGA development
Readme
131 KiB
Languages
SystemVerilog 83.8%
Python 13.5%
Makefile 2.7%