|
|
e083cd5c2e
|
rtl: update accum to support real cases
|
2026-04-28 13:13:27 +03:00 |
|
|
|
264c9ecb8e
|
rtl: update sampler
|
2026-04-28 13:10:22 +03:00 |
|
|
|
fc0e710b3e
|
tests: add waveconfigs
|
2026-04-28 12:11:41 +03:00 |
|
|
|
275055291e
|
fix: update names in out_axis_fifo_tb
|
2026-04-28 11:57:53 +03:00 |
|
|
|
002f0cace5
|
test: add full testbenches for accum
|
2026-04-28 11:57:13 +03:00 |
|
|
|
91eaf6c4f8
|
fix: out_axis_fifo states
|
2026-04-28 11:56:19 +03:00 |
|
|
|
9b189f931f
|
rtl: update accum design
|
2026-04-28 11:55:46 +03:00 |
|
|
|
a8a3aff498
|
rtl: first impl of adder+accum
|
2026-04-22 16:38:22 +03:00 |
|
|
|
b54e69dec0
|
chore: add clocks for accum_fifo impl test
|
2026-04-21 19:48:20 +03:00 |
|
|
|
7be26d9d1a
|
chore: update tb files
|
2026-04-21 19:47:56 +03:00 |
|
|
|
3dcaaf8ea5
|
fix: better sync for accum fifo
|
2026-04-21 19:47:46 +03:00 |
|
|
|
dfccc01225
|
tests: auto tb for out_axis_fifo
|
2026-04-21 19:47:27 +03:00 |
|
|
|
4eb937e13f
|
infra: make default sim longer
|
2026-04-21 19:46:51 +03:00 |
|
|
|
21785aaac7
|
rtl: send part of out_axis_fifo
|
2026-04-21 17:26:02 +03:00 |
|
|
|
8e46f965df
|
fix: incorrect fifo threshold value
|
2026-04-17 21:58:20 +03:00 |
|
|
|
7f9ad95e68
|
tests: add simple tb for accum output fifo
|
2026-04-17 21:51:00 +03:00 |
|
|
|
4786d2d7f6
|
rtl: wip accum output module, currently only with write part
|
2026-04-17 21:50:30 +03:00 |
|
|
|
58500b7549
|
Merge pull request 'dev/debug' (#6) from dev/debug into master
Reviewed-on: #6
|
2026-04-17 15:30:07 +03:00 |
|
|
|
8b1e209da6
|
rtl: add project with eth and generator
|
2026-04-17 14:53:14 +03:00 |
|
|
|
924f94986c
|
chore: exclude bitstreams from git
|
2026-04-17 14:50:23 +03:00 |
|
|
|
83c714cd6f
|
sw: update console, now can send actual data
|
2026-04-17 14:44:27 +03:00 |
|
|
|
f54883a9e7
|
fix: constraint re-pin DAC to J11 header
|
2026-04-17 14:43:31 +03:00 |
|
|
|
b9c75b823f
|
fix: generator wrt signal incorrect clocking
|
2026-04-17 14:42:20 +03:00 |
|
|
|
f863d09fb8
|
Merge pull request 'dev/controller' (#5) from dev/controller into master
Reviewed-on: #5
|
2026-04-15 18:58:23 +03:00 |
|
|
|
597be48407
|
docs: fix typos
|
2026-04-15 18:56:46 +03:00 |
|
|
|
f98051bc53
|
docs: add controller READMEs
|
2026-04-15 18:54:07 +03:00 |
|
|
|
eea031c6c1
|
fix: broken (stuck) sim
|
2026-04-15 18:53:49 +03:00 |
|
|
|
500b10b327
|
sw: add console script prototype
|
2026-04-15 18:28:03 +03:00 |
|
|
|
851851828e
|
fix: add missing constrain to Makefile
|
2026-04-15 18:23:52 +03:00 |
|
|
|
35e9feb87b
|
tests: add sample project for eth+ctrl
|
2026-04-15 17:57:16 +03:00 |
|
|
|
c41b08f539
|
fix: tricky packet check in ctrl
|
2026-04-15 17:56:22 +03:00 |
|
|
|
ea7af4ed62
|
infra: init designs folder
|
2026-04-15 13:40:19 +03:00 |
|
|
|
6bb4f1efd8
|
infra: sim_top auto pick if exists in sim fileset
|
2026-04-15 13:31:47 +03:00 |
|
|
|
dcf93fb307
|
infra: add build Makefile for controller test project
|
2026-04-15 13:31:28 +03:00 |
|
|
|
23f82b9445
|
tests: add controller tb
|
2026-04-15 13:30:56 +03:00 |
|
|
|
bdb75fa298
|
infra: exclude temp scripts from git
|
2026-04-15 13:19:08 +03:00 |
|
|
|
003750d972
|
rtl: add controller first version
|
2026-04-15 12:47:10 +03:00 |
|
|
|
966d0379b7
|
Merge pull request 'dev/ethernet' (#4) from dev/ethernet into master
Reviewed-on: #4
|
2026-04-14 15:42:08 +03:00 |
|
|
|
7d1bfe25b4
|
infra: update constraints to use unified ones for board and additional for debug nodes
|
2026-04-14 15:39:21 +03:00 |
|
|
|
df6c204cbd
|
docs: add readme to ethernet-udp
|
2026-04-14 12:36:05 +03:00 |
|
|
|
8907fea8a4
|
fix: signal in axis_mac
|
2026-04-14 12:32:10 +03:00 |
|
|
|
1c654f4e8e
|
tests: add tb to axis_mac project
|
2026-04-14 12:31:21 +03:00 |
|
|
|
c372dcd942
|
infra: add sim support to vivado.mk targets
|
2026-04-14 12:30:30 +03:00 |
|
|
|
a3ed4919bc
|
chore: add debug for base ethernet test
|
2026-04-10 15:40:29 +03:00 |
|
|
|
d813855224
|
tests: add test project for ethernet echo & axis_mac tests
|
2026-04-10 15:39:59 +03:00 |
|
|
|
0480642167
|
chore: little refactor in eth stack
|
2026-04-10 15:38:09 +03:00 |
|
|
|
c33afac783
|
rtl: implement axis UDP TX logic
|
2026-04-10 15:37:19 +03:00 |
|
|
|
26c627c988
|
rtl: add udp ram data count signal logic
|
2026-04-10 15:35:26 +03:00 |
|
|
|
879c4d49b2
|
infra: add vivado builds to gitignore
|
2026-04-10 15:19:43 +03:00 |
|
|
|
3544e3e2dc
|
test: add sample top for axis loopback test
|
2026-04-08 19:58:34 +03:00 |
|
