fix: generator wrt signal incorrect clocking
This commit is contained in:
@ -92,8 +92,12 @@ module generator
|
||||
end
|
||||
end
|
||||
end
|
||||
|
||||
OBUF OBUF_pulse_clk (
|
||||
.I(clk_in),
|
||||
.O(pulse)
|
||||
);
|
||||
|
||||
assign pulse_height_out = pulse_height_out_reg;
|
||||
assign pulse = pulse_reg;
|
||||
|
||||
endmodule
|
||||
|
||||
Reference in New Issue
Block a user