|
|
bc91a8b3ea
|
tb: add converters top file
|
2026-06-09 15:29:03 +03:00 |
|
|
|
563c1d3b69
|
tests: add simple loopback module
|
2026-06-09 15:07:36 +03:00 |
|
|
|
0c314bf2ae
|
infra: add gitignore for sim builds
|
2026-06-09 14:59:49 +03:00 |
|
|
|
79ea1b3486
|
infra: add tb mock and test makefile
|
2026-06-09 14:57:16 +03:00 |
|
|
|
67f075b2e5
|
refactor: add rtl dir
|
2026-06-09 14:56:46 +03:00 |
|
|
|
e31436d909
|
fix: missing ;
|
2026-06-09 14:23:34 +03:00 |
|
|
|
338f30c0d7
|
rtl: add AXI if defines
|
2026-05-28 16:41:26 +03:00 |
|
|
|
00563cbddd
|
chore: first commit
|
2026-05-28 16:40:47 +03:00 |
|
