|
|
d0f48ba513
|
controller_wrapper_axil with DMA control registers
|
2026-07-14 13:07:48 +03:00 |
|
|
|
0866b5da8d
|
tests: add minimal tests for controller axi4l
|
2026-07-10 17:51:48 +03:00 |
|
|
|
126b66e4f5
|
fix: port names in axi4l reg_map
|
2026-07-10 17:51:30 +03:00 |
|
|
|
c0a2f0e403
|
add window_size register
|
2026-07-10 14:15:17 +03:00 |
|
|
|
7bd1aa68da
|
add window_sizereg and cfg_bus_valid_reg
|
2026-07-10 14:03:07 +03:00 |
|
|
|
061f8fe12b
|
debugged controller
|
2026-07-10 13:13:18 +03:00 |
|
|
|
99a344d534
|
debugging controller
|
2026-07-08 17:53:25 +03:00 |
|
|
|
e7c45101d1
|
rst added
|
2026-07-08 12:51:38 +03:00 |
|
|
|
fc3134f2d8
|
controller's changes
|
2026-07-08 12:50:28 +03:00 |
|
|
|
a82140feda
|
add send signal to start a dma transaction
|
2026-07-08 12:49:51 +03:00 |
|
|
|
bafd084f0d
|
rtl: dma descriptor and status transmitter logic
|
2026-07-07 17:33:53 +03:00 |
|
|
|
d71655885c
|
rtl: axil wrapper logic for controller
|
2026-07-07 17:33:25 +03:00 |
|
|
|
56e31a6cc6
|
rtl: add window_size register
|
2026-07-07 17:32:42 +03:00 |
|
|
|
14a1df8bae
|
rtl: controller module deconstruction
|
2026-07-07 17:32:13 +03:00 |
|
|
|
a6ade44b4d
|
rtl: eth remove
|
2026-07-03 16:28:08 +03:00 |
|
|
|
14f4a5eb2a
|
rtl: register map addition for DMA control
|
2026-06-30 17:13:00 +03:00 |
|
|
|
1eb21b5087
|
rtl: controller adc_dac management register map
|
2026-06-30 13:12:51 +03:00 |
|
|
|
10dc60b54f
|
doc: README decoration
|
2026-05-15 16:41:18 +03:00 |
|
|
|
966704a4de
|
chore: 2 starts incident
|
2026-05-15 14:53:00 +03:00 |
|
|
|
1504569fb6
|
debug: add waveconfigs
|
2026-05-15 14:09:33 +03:00 |
|
|
|
b2c92070a2
|
chore generator little fix 2
|
2026-05-15 13:49:00 +03:00 |
|
|
|
51d715a728
|
chore: generator little fix
|
2026-05-15 13:47:08 +03:00 |
|
|
|
9efbd6586f
|
chore: generator evolution
|
2026-05-15 13:36:10 +03:00 |
|
|
|
eacffd44b3
|
docs: update ctrl readme
|
2026-05-12 13:47:51 +03:00 |
|
|
|
78095ad9a1
|
chore: update eth_test_minimal to a100
|
2026-05-08 18:49:27 +03:00 |
|
|
|
c77b54aec6
|
chore: update eth_axis to a100
|
2026-05-08 18:43:49 +03:00 |
|
|
|
429cf3d085
|
chore: update eth_test_minimal to a100
|
2026-05-08 18:43:26 +03:00 |
|
|
|
66a15cd6e0
|
test: more cases for accum
|
2026-05-08 16:43:53 +03:00 |
|
|
|
ecb2ed3b7f
|
rtl: update controller to support different smp_num for adc/dac sides
|
2026-05-08 15:59:20 +03:00 |
|
|
|
9b72dfb8d9
|
fix: cnt_smp_num sampler
|
2026-05-08 14:08:01 +03:00 |
|
|
|
e9c39ea344
|
rtl: generator synchronizer update
|
2026-05-06 14:31:37 +03:00 |
|
|
|
7c3fe36df1
|
rtl: sampler synchronizer update
|
2026-05-06 14:30:23 +03:00 |
|
|
|
f719533eb9
|
chore: generator and sampler brushed
|
2026-04-30 13:14:26 +03:00 |
|
|
|
a018b3d215
|
fix: bad checksums in axis_mac
|
2026-04-30 13:05:06 +03:00 |
|
|
|
3ea03fd40c
|
docs: add README for accum
|
2026-04-28 15:36:59 +03:00 |
|
|
|
ea381320f3
|
Merge branch 'dev/accum' of https://git.radiophotonics.ru/baulin.fa/reflectometer_fpga_project into dev/accum
|
2026-04-28 15:36:34 +03:00 |
|
|
|
bd8dc9d0d3
|
chore: fix readme
|
2026-04-28 15:25:51 +03:00 |
|
|
|
2e22eb68df
|
docs: add sampler_readme
|
2026-04-28 15:21:58 +03:00 |
|
|
|
d5c3ff873f
|
infra: add sample makefile
|
2026-04-28 14:41:56 +03:00 |
|
|
|
5f1f4e5a16
|
rtl: new tb
|
2026-04-28 13:57:28 +03:00 |
|
|
|
312bc0c798
|
fix: automate tb
|
2026-04-28 13:28:49 +03:00 |
|
|
|
c4a7c21bea
|
fix: clock name un xdc
|
2026-04-28 13:13:40 +03:00 |
|
|
|
e083cd5c2e
|
rtl: update accum to support real cases
|
2026-04-28 13:13:27 +03:00 |
|
|
|
264c9ecb8e
|
rtl: update sampler
|
2026-04-28 13:10:22 +03:00 |
|
|
|
fc0e710b3e
|
tests: add waveconfigs
|
2026-04-28 12:11:41 +03:00 |
|
|
|
275055291e
|
fix: update names in out_axis_fifo_tb
|
2026-04-28 11:57:53 +03:00 |
|
|
|
002f0cace5
|
test: add full testbenches for accum
|
2026-04-28 11:57:13 +03:00 |
|
|
|
91eaf6c4f8
|
fix: out_axis_fifo states
|
2026-04-28 11:56:19 +03:00 |
|
|
|
9b189f931f
|
rtl: update accum design
|
2026-04-28 11:55:46 +03:00 |
|
|
|
a8a3aff498
|
rtl: first impl of adder+accum
|
2026-04-22 16:38:22 +03:00 |
|
