baulin.fa/reflectometer_fpga_project
2
0
Fork 0
Code Issues 4 Pull Requests Actions Packages Projects Releases Wiki Activity

chore: generator evolution

Browse Source
This commit is contained in:
otroubi
2026-05-15 13:36:10 +03:00
parent eacffd44b3
commit 9efbd6586f
4 changed files with 9 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
rtl/generator/src/generator.sv
View File

@ -3,7 +3,8 @@
module generator
#(
parameter DATA_WIDTH = 14
parameter DATA_WIDTH = 14,
parameter ZERO_LEVEL = 8192 // 8192 or 0
)
(
input clk_in,
@ -78,7 +79,7 @@ module generator
if (cnt_period <= pulse_width_reg) begin
pulse_height_out_reg <= pulse_height_reg;
end else begin
pulse_height_out_reg <= '0;
pulse_height_out_reg <= ZERO_LEVEL;
end
if (cnt_period == pulse_period_reg) begin
cnt_period <= 0;

1
rtl/generator/tests/generator_tb.sv
View File

@ -3,6 +3,7 @@
module generator_tb;
parameter DATA_WIDTH = 14;
parameter ZERO_LEVEL = 8192;
parameter CLK_PERIOD = 16;
logic clk;