Logo
Explore Help
Sign In
baulin.fa/reflectometer_fpga_project
Watch 2
Star 0
Fork 0
Code Issues 4 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a8a3aff498b1585a4a936f7279fb7d692f372103
reflectometer_fpga_project/rtl
T
History
Phil a8a3aff498 rtl: first impl of adder+accum
2026-04-22 16:38:22 +03:00
..
accum
rtl: first impl of adder+accum
2026-04-22 16:38:22 +03:00
controller
docs: fix typos
2026-04-15 18:56:46 +03:00
ethernet-udp
infra: update constraints to use unified ones for board and additional for debug nodes
2026-04-14 15:39:21 +03:00
generator
fix: generator wrt signal incorrect clocking
2026-04-17 14:42:20 +03:00
sampler
rtl: sampler ready
2026-04-01 11:46:59 +03:00
Powered by Gitea Version: 1.27.1 Page: 571ms Template: 34ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API