|
|
8aefa4f3f6
|
axis dma desc and status interface
|
2026-07-14 18:39:48 +03:00 |
|
|
|
7cf727883f
|
test: add proper cfg tests
|
2026-07-14 18:06:29 +03:00 |
|
|
|
cec4c84fd9
|
fix: controller reg map invalid mapping
|
2026-07-14 17:43:47 +03:00 |
|
|
|
691e69693a
|
infra: update makefile for cocotb
|
2026-07-14 16:48:45 +03:00 |
|
|
|
e467700368
|
tests: update testbench for controller reg map
|
2026-07-14 16:34:35 +03:00 |
|
|
|
984461afc0
|
shapper syntaxis corrected
|
2026-07-14 13:55:58 +03:00 |
|
|
|
6c171c55d7
|
controller_wrapper_axil syntaxis corrected
|
2026-07-14 13:55:42 +03:00 |
|
|
|
c1031f6a26
|
DMA control module
|
2026-07-14 13:08:10 +03:00 |
|
|
|
d0f48ba513
|
controller_wrapper_axil with DMA control registers
|
2026-07-14 13:07:48 +03:00 |
|
|
|
0866b5da8d
|
tests: add minimal tests for controller axi4l
|
2026-07-10 17:51:48 +03:00 |
|
|
|
126b66e4f5
|
fix: port names in axi4l reg_map
|
2026-07-10 17:51:30 +03:00 |
|
|
|
c0a2f0e403
|
add window_size register
|
2026-07-10 14:15:17 +03:00 |
|
|
|
7bd1aa68da
|
add window_sizereg and cfg_bus_valid_reg
|
2026-07-10 14:03:07 +03:00 |
|
|
|
061f8fe12b
|
debugged controller
|
2026-07-10 13:13:18 +03:00 |
|
|
|
99a344d534
|
debugging controller
|
2026-07-08 17:53:25 +03:00 |
|
|
|
e7c45101d1
|
rst added
|
2026-07-08 12:51:38 +03:00 |
|
|
|
fc3134f2d8
|
controller's changes
|
2026-07-08 12:50:28 +03:00 |
|
|
|
a82140feda
|
add send signal to start a dma transaction
|
2026-07-08 12:49:51 +03:00 |
|
|
|
bafd084f0d
|
rtl: dma descriptor and status transmitter logic
|
2026-07-07 17:33:53 +03:00 |
|
|
|
d71655885c
|
rtl: axil wrapper logic for controller
|
2026-07-07 17:33:25 +03:00 |
|
|
|
56e31a6cc6
|
rtl: add window_size register
|
2026-07-07 17:32:42 +03:00 |
|
|
|
14a1df8bae
|
rtl: controller module deconstruction
|
2026-07-07 17:32:13 +03:00 |
|
|
|
a6ade44b4d
|
rtl: eth remove
|
2026-07-03 16:28:08 +03:00 |
|
|
|
14f4a5eb2a
|
rtl: register map addition for DMA control
|
2026-06-30 17:13:00 +03:00 |
|
|
|
1eb21b5087
|
rtl: controller adc_dac management register map
|
2026-06-30 13:12:51 +03:00 |
|
|
|
1504569fb6
|
debug: add waveconfigs
|
2026-05-15 14:09:33 +03:00 |
|
|
|
eacffd44b3
|
docs: update ctrl readme
|
2026-05-12 13:47:51 +03:00 |
|
|
|
ecb2ed3b7f
|
rtl: update controller to support different smp_num for adc/dac sides
|
2026-05-08 15:59:20 +03:00 |
|
|
|
597be48407
|
docs: fix typos
|
2026-04-15 18:56:46 +03:00 |
|
|
|
f98051bc53
|
docs: add controller READMEs
|
2026-04-15 18:54:07 +03:00 |
|
|
|
c41b08f539
|
fix: tricky packet check in ctrl
|
2026-04-15 17:56:22 +03:00 |
|
|
|
dcf93fb307
|
infra: add build Makefile for controller test project
|
2026-04-15 13:31:28 +03:00 |
|
|
|
23f82b9445
|
tests: add controller tb
|
2026-04-15 13:30:56 +03:00 |
|
|
|
003750d972
|
rtl: add controller first version
|
2026-04-15 12:47:10 +03:00 |
|
