|
|
b38a693676
|
fix: timing. New DAC-ADC line code
|
2026-06-20 09:33:33 +03:00 |
|
|
|
789255fa04
|
fix: add timing sim tricks
|
2026-06-20 04:05:37 +03:00 |
|
|
|
efcd6ef5d0
|
upd:
fast fix of sampler OTR.
fix debug.xdc
Major add of full automated testing for TB.
|
2026-06-20 03:07:05 +03:00 |
|
|
|
4fbecd5e30
|
upd: sync design log verbosity + optimal delay latency
|
2026-06-19 20:49:17 +03:00 |
|
|
|
4923f01322
|
upd: TB automation,
DA->AD delay line for signal integrity
|
2026-06-19 08:00:00 +03:00 |
|
|
|
fd9280737d
|
fix: refactoring
|
2026-06-16 20:26:45 +03:00 |
|
|
|
c165d346a0
|
update: new synchronizer + half-baked TB
|
2026-06-10 16:40:53 +03:00 |
|
|
|
5b9469560a
|
infra: update Makefile for synchronizer project
|
2026-05-15 15:08:22 +03:00 |
|
|
|
c279f1158d
|
chore: clean code sync_top
|
2026-05-06 15:37:15 +03:00 |
|
|
|
4fc354955c
|
rtl: debug synchronizer project makefile
|
2026-05-06 14:41:26 +03:00 |
|
|
|
57570bea00
|
rtl: debug synchronizer project constraints
|
2026-05-06 14:41:15 +03:00 |
|
|
|
03d0abbe86
|
rtl: debug synchronizer project testbench
|
2026-05-06 14:40:53 +03:00 |
|
|
|
d26bc29507
|
rtl: debug synchronizer project
|
2026-05-06 14:40:33 +03:00 |
|
