 otroubi
|
8fc8df6549
|
add accum_done signal
|
2026-07-28 14:09:26 +03:00 |
|
|
otroubi
|
bec1cee7a8
|
transferring tests
|
2026-07-28 14:07:40 +03:00 |
|
|
otroubi
|
ea9a6ad1e6
|
accumulator's changes for dma integration
|
2026-07-28 14:07:25 +03:00 |
|
 babintsev.lv
|
5e3b0beef9
|
Merge pull request 'dev/accum_rework' (#15) from dev/accum_rework into dev/design
Reviewed-on: #15
|
2026-07-28 13:55:21 +03:00 |
|
|
otroubi
|
4acaea8d39
|
Merge branch 'dev/design' into integration_new_controller
|
2026-07-28 12:54:48 +03:00 |
|
|
otroubi
|
b731b1b75d
|
transferring base tests for new controller design
|
2026-07-28 12:51:42 +03:00 |
|
|
otroubi
|
32076b19f7
|
transferring new controller design
|
2026-07-28 12:51:05 +03:00 |
|
|
otroubi
|
c21c9d2ab5
|
transferring test for controller dma ram connective
|
2026-07-28 12:50:30 +03:00 |
|
|
babintsev.lv
|
56a0240f8e
|
upd: sampler & TB complete
|
2026-07-24 17:54:37 +03:00 |
|
|
babintsev.lv
|
81970c8b42
|
upd: new TB, sampler refactor
|
2026-07-21 16:54:06 +03:00 |
|
|
babintsev.lv
|
a528838741
|
fix: patch for sampler
upd: reflectometer TB readaout data task
|
2026-07-17 17:29:58 +03:00 |
|
|
babintsev.lv
|
04eb927a25
|
fix: encoding issues, generator explicit default state
|
2026-07-17 15:21:49 +03:00 |
|
|
otroubi
|
4240604f26
|
sampler version with debugged OTR and debugged testbench
|
2026-07-17 13:38:47 +03:00 |
|
|
Zer0Nu11
|
ef65dd1a97
|
upd: DUT fully working. TB tests WIP
|
2026-07-16 22:45:21 +03:00 |
|
|
Zer0Nu11
|
71b825ef2c
|
upd:
fix axi-stream interface definition;
successful TB DUT launch
|
2026-07-16 19:33:51 +03:00 |
|
|
babintsev.lv
|
d80f5ff31f
|
fix: revert synchronizer changes (false changes) and sampler
|
2026-07-14 13:02:55 +03:00 |
|
|
babintsev.lv
|
493d6844c0
|
bug: TB tasks broken
|
2026-07-10 18:52:52 +03:00 |
|
|
babintsev.lv
|
11a9e97691
|
upd: reflectometer on axis bus iface + TB
|
2026-07-10 18:46:48 +03:00 |
|
|
babintsev.lv
|
0ba25a3541
|
add: vrtual DAC & ADC subsystem for TB
fix: makefile
upd: clocking wiz IP
|
2026-07-10 14:15:49 +03:00 |
|
|
babintsev.lv
|
64f94a90e6
|
add: virtual DAC (100%) and ADC (80%)
upd: makefile
|
2026-07-08 17:47:56 +03:00 |
|
|
babintsev.lv
|
7665afd50b
|
add: half-baked reflectometer TB
fix: constraints port names;
ready: reflectometer top module
|
2026-07-08 14:56:51 +03:00 |
|
|
Phil
|
9f99021168
|
infra: update gitignore for questa folder
|
2026-07-07 17:47:21 +03:00 |
|
|
Phil
|
9c70029f3e
|
infra: add questa makefile
|
2026-07-07 17:47:03 +03:00 |
|
|
Phil
|
177c7d0bc2
|
infra: update makefile
|
2026-07-07 17:45:32 +03:00 |
|
|
babintsev.lv
|
c3275d5b46
|
upd: ref
|
2026-07-07 15:12:48 +03:00 |
|
|
otroubi
|
7b96fbddbf
|
rtl: sampler modified
|
2026-07-07 15:05:14 +03:00 |
|
|
otroubi
|
2282eb4e16
|
Merge branch 'dev/design' of https://git.radiophotonics.ru/baulin.fa/reflectometer_fpga_project into dev/design
|
2026-07-07 14:58:18 +03:00 |
|
|
otroubi
|
287d855df4
|
rtl: sampler modified
|
2026-07-07 14:47:34 +03:00 |
|
|
Phil
|
8e5b3929ac
|
fix: missing state update
|
2026-07-03 18:35:58 +03:00 |
|
|
Phil
|
df5469d538
|
tests: add new tests for accum
|
2026-07-03 18:03:04 +03:00 |
|
|
babintsev.lv
|
725826b07c
|
add: new reflectometer top design (not ready)
|
2026-07-03 16:32:48 +03:00 |
|
|
Phil
|
77526c44c2
|
tests: update accum TB
|
2026-07-02 11:49:31 +03:00 |
|
|
Phil
|
5010c42ae3
|
rtl: update accum_top to use dynamic window_size
|
2026-07-02 11:33:40 +03:00 |
|
|
Phil
|
f0542845b0
|
rtl: rework out_axis_fifo
|
2026-07-01 18:21:11 +03:00 |
|
|
Phil
|
46333c3601
|
rtl: rework adder for dynamic window_size
|
2026-07-01 18:06:56 +03:00 |
|
|
Phil
|
2a3796a60f
|
rtl: update accum - change window size to signal
|
2026-07-01 14:57:23 +03:00 |
|
|
babintsev.lv
|
d878bac42a
|
upd: new top design WIP
|
2026-06-30 17:21:49 +03:00 |
|
|
Phil
|
425c922690
|
rtl: update accum to support window_size < 3
|
2026-06-26 18:39:33 +03:00 |
|
|
Phil
|
02416a9621
|
rtl: rework memory controls in accum
|
2026-06-26 18:07:02 +03:00 |
|
|
babintsev.lv
|
771225cd77
|
fix: post-implementation timing sim TB passed
|
2026-06-23 17:27:20 +03:00 |
|
|
Zer0Nu11
|
b38a693676
|
fix: timing. New DAC-ADC line code
|
2026-06-20 09:33:33 +03:00 |
|
|
Zer0Nu11
|
789255fa04
|
fix: add timing sim tricks
|
2026-06-20 04:05:37 +03:00 |
|
|
Zer0Nu11
|
efcd6ef5d0
|
upd:
fast fix of sampler OTR.
fix debug.xdc
Major add of full automated testing for TB.
|
2026-06-20 03:07:05 +03:00 |
|
|
Zer0Nu11
|
4fbecd5e30
|
upd: sync design log verbosity + optimal delay latency
|
2026-06-19 20:49:17 +03:00 |
|
 baulin.fa
|
8f342eebd7
|
Merge pull request 'dev/sw' (#14) from dev/sw into master
Reviewed-on: #14
|
2026-06-19 13:20:58 +03:00 |
|
|
baulin.fa
|
646cbb4c31
|
Merge branch 'master' into dev/sw
|
2026-06-19 13:20:44 +03:00 |
|
|
Zer0Nu11
|
d71aaf1650
|
fix: request/done protocol
|
2026-06-19 08:05:03 +03:00 |
|
|
Zer0Nu11
|
035d02234c
|
Merge branch 'dev/design' of https://git.radiophotonics.ru/baulin.fa/reflectometer_fpga_project into dev/design
|
2026-06-19 08:00:44 +03:00 |
|
|
Zer0Nu11
|
4923f01322
|
upd: TB automation,
DA->AD delay line for signal integrity
|
2026-06-19 08:00:00 +03:00 |
|
|
otroubi
|
45a57d57e4
|
sampler fix: made it beauty
|
2026-06-17 19:54:19 +03:00 |
|