|
|
100feb0ea1
|
rtl: add constrains for axis eth fpga project
|
2026-04-01 18:10:17 +03:00 |
|
|
|
1310555b55
|
chore: remove old file
|
2026-04-01 18:08:50 +03:00 |
|
|
|
c75443d170
|
test: udp axis rx
|
2026-04-01 18:04:01 +03:00 |
|
|
|
3a58119960
|
rtl: eth udp rx -> axis
|
2026-04-01 18:03:47 +03:00 |
|
|
|
0b9fb64193
|
rtl: add axis eth rx prototype
|
2026-04-01 11:44:46 +03:00 |
|
|
|
a1386fc8a4
|
infra: add vivado.mk target for generic builds
|
2026-03-31 15:08:28 +03:00 |
|
|
|
7fedc36562
|
tests: add sample project for minimal eth udp echo
|
2026-03-31 15:08:12 +03:00 |
|
|
|
0dd0006e47
|
infra: add gitignore
|
2026-03-31 12:53:25 +03:00 |
|
|
|
ded2afc0db
|
rtl: add sources for ethernet udp stack
|
2026-03-31 12:53:16 +03:00 |
|
|
|
aa1d45fe15
|
infra: init project structure
|
2026-03-25 16:17:55 +03:00 |
|
|
|
1c9bce7927
|
chore: update readme
|
2026-03-25 15:57:00 +03:00 |
|
|
|
9d6cf8c0fb
|
Initial commit
|
2026-03-25 15:48:16 +03:00 |
|
