Files
rtl_libs/.gitmodules
T

4 lines
116 B
Plaintext

[submodule "external/verilog-axi"]
path = external/verilog-axi
url = https://github.com/alexforencich/verilog-axi