Logo
Explore Help
Sign In
baulin.fa/reflectometer_fpga_project
1
0
Fork 0
You've already forked reflectometer_fpga_project
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
8e46f965df9362e40325e9339402579357d83c0b
reflectometer_fpga_project/rtl
History
Phil 8e46f965df fix: incorrect fifo threshold value
2026-04-17 21:58:20 +03:00
..
accum
fix: incorrect fifo threshold value
2026-04-17 21:58:20 +03:00
controller
docs: fix typos
2026-04-15 18:56:46 +03:00
ethernet-udp
infra: update constraints to use unified ones for board and additional for debug nodes
2026-04-14 15:39:21 +03:00
generator
fix: generator wrt signal incorrect clocking
2026-04-17 14:42:20 +03:00
sampler
rtl: sampler ready
2026-04-01 11:46:59 +03:00
Powered by Gitea Version: 1.24.2 Page: 1393ms Template: 91ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API