This website requires JavaScript.
Explore
Help
Sign In
baulin.fa
/
reflectometer_fpga_project
Watch
2
Star
0
Fork
0
Code
Issues
4
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
241
Commits
14
Branches
0
Tags
d6c76326118366ec5ce49518a33bd3f4b5d5d4e1
Commit Graph
2 Commits
Include renames
Author
SHA1
Message
Date
babintsev.lv
0ba25a3541
add: vrtual DAC & ADC subsystem for TB
...
fix: makefile upd: clocking wiz IP
2026-07-10 14:15:49 +03:00
babintsev.lv
64f94a90e6
add: virtual DAC (100%) and ADC (80%)
...
upd: makefile
2026-07-08 17:47:56 +03:00