fix: generator wrt signal incorrect clocking
This commit is contained in:
@ -93,7 +93,11 @@ module generator
|
|||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
|
||||||
|
OBUF OBUF_pulse_clk (
|
||||||
|
.I(clk_in),
|
||||||
|
.O(pulse)
|
||||||
|
);
|
||||||
|
|
||||||
assign pulse_height_out = pulse_height_out_reg;
|
assign pulse_height_out = pulse_height_out_reg;
|
||||||
assign pulse = pulse_reg;
|
|
||||||
|
|
||||||
endmodule
|
endmodule
|
||||||
|
|||||||
Reference in New Issue
Block a user