baulin.fa/reflectometer_fpga_project
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

infra: add verilog-ethernet as a submodule

Browse Source
This commit is contained in:
Филипп Баулин
2026-03-25 16:28:35 +03:00
parent aa1d45fe15
commit 0be4f35152
2 changed files with 4 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
.gitmodules vendored Normal file
View File

@ -0,0 +1,3 @@
[submodule "external/verilog-ethernet"]
path = external/verilog-ethernet
url = https://github.com/alexforencich/verilog-ethernet.git

1
external/verilog-ethernet vendored Submodule

Submodule external/verilog-ethernet added at 77320a9471