Files
reflectometer_fpga_project/.gitmodules

4 lines
135 B
Plaintext

[submodule "external/verilog-ethernet"]
path = external/verilog-ethernet
url = https://github.com/alexforencich/verilog-ethernet.git