baulin.fa/rtl_libs
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
48 Commits 3 Branches 0 Tags
e4311214ebb44bea4dfb0e6d4774606e83b0f37b
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE

README.md

RTL Libs

AXI Defines

Description
universal components for FPGA development
Readme 192 KiB
Languages
SystemVerilog 83.8%
Python 13.5%
Makefile 2.7%