Logo
Explore Help
Sign In
baulin.fa/reflectometer_fpga_project
Watch 2
Star 0
Fork 0
Code Issues 4 Pull Requests Actions Packages Projects Releases Wiki Activity
Files
100feb0ea1cea32b988e8941f2b68f5359bd7995
reflectometer_fpga_project/rtl/ethernet-udp/tests/eth_axis
T
History
Phil 100feb0ea1 rtl: add constrains for axis eth fpga project
2026-04-01 18:10:17 +03:00
..
ethernet_test_minimal.xdc
rtl: add constrains for axis eth fpga project
2026-04-01 18:10:17 +03:00
Makefile
rtl: add axis eth rx prototype
2026-04-01 11:44:46 +03:00
Powered by Gitea Version: 1.27.1 Page: 849ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API