baulin.fa/reflectometer_fpga_project
2
0
Fork 0
Code Issues 4 Pull Requests Actions Packages Projects Releases Wiki Activity

rtl: sampler modified

Browse Source
This commit is contained in:
otroubi
2026-07-07 14:47:34 +03:00
parent 45a57d57e4
commit 287d855df4
1 changed files with 58 additions and 105 deletions
Download Patch File Download Diff File Expand all files Collapse all files

123
rtl/sampler/src/sampler.sv
View File

@ -5,23 +5,23 @@ module sampler
parameter DATA_WIDTH = 12, parameter DATA_WIDTH = 12,
parameter PACK_FACTOR = 1, parameter PACK_FACTOR = 1,
parameter PROCESS_MODE = 0 parameter PROCESS_MODE = 0
) ) (
(
input clk_in, input clk_in,
input rst, input rst,
input [DATA_WIDTH-1:0] data_in, input [DATA_WIDTH-1:0] data_in,
input out_of_range, input out_of_range,
input [31:0] smp_num, input [31:0] smp_num,
input done, input request,
output logic [DATA_WIDTH*PACK_FACTOR-1:0] m_axis_tdata, output logic [DATA_WIDTH*PACK_FACTOR-1:0] m_axis_tdata,
output logic m_axis_tvalid, output logic m_axis_tvalid,
output logic request output logic done
); );
logic [DATA_WIDTH-1:0] data_converted; logic [DATA_WIDTH-1:0] data_converted;
logic out_of_range_reg;
logic [31:0] smp_num_reg, cnt_smp_num; logic [31:0] smp_num_reg, cnt_smp_num;
logic enable; logic synced;
logic [31:0] pack_cnt;
generate generate
if (PROCESS_MODE) begin if (PROCESS_MODE) begin
@ -29,120 +29,73 @@ module sampler
always @(posedge clk_in) begin always @(posedge clk_in) begin
if (rst) begin if (rst) begin
data_converted <= '0; data_converted <= '0;
out_of_range_reg <= 0;
end end
else begin else begin
out_of_range_reg <= out_of_range; if (out_of_range) begin
if (data_in[DATA_WIDTH-1]==1'b1) data_converted <= {1'b1, {(DATA_WIDTH-2){1'b0}}};
else if (data_in[DATA_WIDTH-1]==1'b0) data_converted <= {1'b0, {(DATA_WIDTH-2){1'b1}}};
end else begin
if (data_in == {1'b1, {(DATA_WIDTH-1){1'b0}}}) if (data_in == {1'b1, {(DATA_WIDTH-1){1'b0}}})
data_converted <= data_in; data_converted <= data_in;
else else
data_converted <= data_in[DATA_WIDTH-1] ?{1'b1, (~data_in[DATA_WIDTH-2:0] + 1'b1)}:data_in; data_converted <= data_in[DATA_WIDTH-1] ?{1'b1, (~data_in[DATA_WIDTH-2:0] + 1'b1)}:data_in;
end end
end end
end
end else begin end else begin
always @(posedge clk_in) begin always @(posedge clk_in) begin
if (rst) begin if (rst) begin
data_converted <= '0; data_converted <= '0;
out_of_range_reg <= 0; end else begin
end if (out_of_range) begin
else begin if (data_in[DATA_WIDTH-1]==1'b1) data_converted <= '1;
out_of_range_reg <= out_of_range; else if (data_in[DATA_WIDTH-1]==1'b0) data_converted <= '0;
end else begin
data_converted <= data_in; data_converted <= data_in;
end end
end end
end end
end
endgenerate endgenerate
logic [DATA_WIDTH*PACK_FACTOR-1:0] buffer;
logic buffer_ready;
logic [$clog2(PACK_FACTOR):0] cnt;
generate
if (PACK_FACTOR == 1) begin
always @(posedge clk_in) begin always @(posedge clk_in) begin
if (rst) begin if (rst) begin
buffer <= '0; m_axis_tdata <= '0;
buffer_ready <= 0; m_axis_tvalid <= 0;
cnt_smp_num <= '0; cnt_smp_num <= '0;
smp_num_reg <= '0; smp_num_reg <= '0;
enable <= 0; pack_cnt <= '0;
request <= 0; synced <= 0;
end done <= 0;
else begin end else begin
buffer_ready <= 0; m_axis_tvalid <= 0;
if (!enable) begin if (!synced) begin
if (request && done) begin if (done && request) begin
enable <= 1; synced <= 1;
request <= 0; done <= 0;
cnt_smp_num <= 0; cnt_smp_num <= 0;
smp_num_reg <= smp_num; smp_num_reg <= smp_num;
end else begin end else begin
request <= 1; done <= 1;
end end
end else begin end else begin
if (cnt_smp_num != smp_num_reg) begin if (cnt_smp_num != smp_num_reg) begin
cnt_smp_num <= cnt_smp_num +1; cnt_smp_num <= cnt_smp_num +1;
buffer_ready <= 1; m_axis_tdata[pack_cnt*DATA_WIDTH +: DATA_WIDTH] <= data_converted;
if (!out_of_range_reg) begin if (pack_cnt == PACK_FACTOR-1) begin
buffer <= data_converted; pack_cnt <= 0;
m_axis_tvalid <= 1;
end else begin
pack_cnt <= pack_cnt + 1;
end end
end else begin end else begin
cnt_smp_num <= '0; cnt_smp_num <= '0;
buffer_ready <= 0; pack_cnt <= '0;
enable <= 0; synced <= 0;
buffer <= '0; done <= 1;
end end
end end
end end
end end
end else begin
always @(posedge clk_in) begin
if (rst) begin
buffer <= '0;
cnt <= '0;
buffer_ready <= 0;
cnt_smp_num <= '0;
smp_num_reg <= '0;
enable <= 0;
request <= 0;
end else begin
buffer_ready <= 0;
if (!enable) begin
if (request && done) begin
enable <= 1;
request <= 0;
cnt_smp_num <= 0;
smp_num_reg <= smp_num;
end else begin
request <= 1;
end
end else begin
if (cnt_smp_num != smp_num_reg) begin
cnt_smp_num <= cnt_smp_num +1;
buffer_ready <= 1;
if (!out_of_range_reg) begin
buffer <= {buffer[DATA_WIDTH*(PACK_FACTOR-1)-1:0], data_converted};
if (cnt == PACK_FACTOR-1) begin
cnt <= 0;
buffer <= {buffer[DATA_WIDTH*(PACK_FACTOR-1)-1:0], data_converted};
end
else begin
cnt <= cnt + 1;
end
end
end else begin
cnt_smp_num <= '0;
buffer_ready <= 0;
enable <= 0;
cnt <= 0;
end
end
end
end
end
endgenerate
assign m_axis_tdata = buffer;
assign m_axis_tvalid = buffer_ready;
endmodule endmodule