add: vrtual DAC & ADC subsystem for TB
fix: makefile upd: clocking wiz IP
This commit is contained in:
@ -52,29 +52,41 @@ module tb_reflectometer;
|
||||
logic s_axis_accumulator_tready = 1'b0;
|
||||
wire s_axis_accumulator_tlast;
|
||||
// DAC интерфейс
|
||||
wire clk_dac;
|
||||
wire dac_wrt;
|
||||
wire [DAC_DATA_WIDTH-1:0] dac_data;
|
||||
wire clk_dac;
|
||||
wire dac_wrt;
|
||||
wire [DAC_DATA_WIDTH-1:0] dac_data;
|
||||
// ADC интерфейс
|
||||
wire clk_adc;
|
||||
logic adc_otr = 1'b0;
|
||||
logic [ADC_DATA_WIDTH-1:0] adc_data = '0;
|
||||
wire clk_adc;
|
||||
wire adc_otr = 1'b0;
|
||||
wire [ADC_DATA_WIDTH-1:0] adc_data = '0;
|
||||
// Интерфейс хендшейка с MAC-PHY
|
||||
wire send_request;
|
||||
logic request_ready = 1'b0;
|
||||
// Сигналы ЦАП и АЦП
|
||||
real signal_voltage;
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Virtual DAC
|
||||
//------------------------------------------------------------
|
||||
|
||||
virtual_dac_model #( // default voltage range is +/- 5V
|
||||
.DAC_DATA_WIDTH(DAC_DATA_WIDTH)
|
||||
) virtual_dac (
|
||||
.clk_i(clk_dac),
|
||||
.wrt_i(dac_wrt),
|
||||
.data_i(dac_data),
|
||||
.voltage_o(signal_voltage)
|
||||
);
|
||||
//------------------------------------------------------------
|
||||
// Virtual ADC
|
||||
//------------------------------------------------------------
|
||||
|
||||
//------------------------------------------------------------
|
||||
// Virtual conductor
|
||||
//------------------------------------------------------------
|
||||
|
||||
virtual_adc_model #( // default voltage range is +/- 5V
|
||||
.ADC_DATA_WIDTH(ADC_DATA_WIDTH)
|
||||
) virtual_adc (
|
||||
.clk_i(clk_adc),
|
||||
.voltage_i(signal_voltage),
|
||||
.otr_o(adc_otr),
|
||||
.data_o(adc_data)
|
||||
);
|
||||
//------------------------------------------------------------
|
||||
// Statistics monitor
|
||||
//------------------------------------------------------------
|
||||
@ -82,7 +94,7 @@ module tb_reflectometer;
|
||||
//------------------------------------------------------------
|
||||
// Config handler
|
||||
//------------------------------------------------------------
|
||||
|
||||
|
||||
//------------------------------------------------------------
|
||||
// DUT
|
||||
//------------------------------------------------------------
|
||||
@ -230,8 +242,13 @@ module tb_reflectometer;
|
||||
initial begin
|
||||
$display("[TB] Tests start");
|
||||
|
||||
// Инициализация
|
||||
rst_n = 1;
|
||||
wait(mmcm_locked === 1'b1);
|
||||
#10000;
|
||||
|
||||
|
||||
|
||||
#100;
|
||||
|
||||
$display("[TB] ALL PASSED");
|
||||
$finish;
|
||||
|
||||
Reference in New Issue
Block a user