baulin.fa/reflectometer_fpga_project
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

dev/controller #5

Merged
baulin.fa merged 13 commits from dev/controller into master 2026-04-15 18:58:23 +03:00
Conversation 0 Commits 13 Files Changed 14 +932 -1
6 changed files with 932 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Showing only changes of commit 6bb4f1efd8 - Show all commits

7
scripts/vivado.mk
View File

@ -110,6 +110,13 @@ create_project.tcl: Makefile $(XCI_FILES) $(IP_TCL_FILES)
for x in $(XCI_FILES); do echo "import_ip $$x" >> $@; done
for x in $(IP_TCL_FILES); do echo "source $$x" >> $@; done
for x in $(CONFIG_TCL_FILES); do echo "source $$x" >> $@; done
if [ -n "$(TB_FILES)" ]; then \
echo "add_files -fileset sim_1 defines.v $(TB_FILES)" >> $@; \
echo "set_property top $(SIM_TOP) [get_filesets sim_1]" >> $@; \
echo "set_property top_lib xil_defaultlib [get_filesets sim_1]" >> $@; \
fi
echo "update_compile_order -fileset sources_1" >> $@
echo "update_compile_order -fileset sim_1" >> $@
# source config TCL scripts if any source file has changed
update_config.tcl: $(CONFIG_TCL_FILES) $(SYN_FILES) $(INC_FILES) $(XDC_FILES)