baulin.fa/reflectometer_fpga_project
2
0
Fork 0
Code Issues 4 Pull Requests Actions Packages Projects Releases Wiki Activity

controller's changes

Browse Source
This commit is contained in:
otroubi
2026-07-08 12:50:28 +03:00
parent a82140feda
commit fc3134f2d8
3 changed files with 37 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
rtl/controller/src/controller_wrapper_axil.sv
View File

@ -32,7 +32,7 @@ module controller_wrapper_axil #(
output logic adc_rst
);
logic start, rst_soft;
logic start, rst_soft, send;
logic [31:0] pulse_width, pulse_period, pulse_num, pulse_height_raw, pulse_period_ADC;
logic [7:0] busy, error_code;
logic [31:0] desc_read_addr, desc_read_len, desc_read_config, status_read;
@ -48,6 +48,7 @@ module controller_wrapper_axil #(
.s_axil(s_axil),
.start_o(start),
.send_o(send),
.pulse_width_o(pulse_width),
.pulse_period_o(pulse_period),
.pulse_num_o(pulse_num),
@ -89,12 +90,12 @@ module controller_wrapper_axil #(
.DAC_DATA_WIDTH(DAC_DATA_WIDTH)
)
controller (
.ctrl_clk(),
.dac_clk_in(),
.adc_clk_in(),
.rst_n(),
.rst_soft(),
.finish(),
.ctrl_clk(ctrl_clk),
.dac_clk_in(dac_clk_in),
.adc_clk_in(adc_clk_in),
.rst_n(rst_n),
.rst_soft(rst_soft),
.finish(finish),
.cfg_bus(cfg_bus),
.start(start),