baulin.fa/reflectometer_fpga_project
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

fix: clock name un xdc

Browse Source
This commit is contained in:
Phil
2026-04-28 13:13:40 +03:00
parent e083cd5c2e
commit c4a7c21bea
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rtl/accum/tests/test_timing.xdc
View File

@ -1,6 +1,6 @@
# Primary clocks # Primary clocks
create_clock -name eth_clk -period 8.000 [get_ports eth_clk_in] create_clock -name eth_clk -period 8.000 [get_ports eth_clk_in]
create_clock -name acc_clk -period 15.385 [get_ports acc_clk_in] create_clock -name acc_clk -period 15.385 [get_ports clk_in]
# Asynchronous clock groups # Asynchronous clock groups