baulin.fa/reflectometer_fpga_project
2
0
Fork 0
Code Issues 4 Pull Requests Actions Packages Projects Releases Wiki Activity

fix: invalid signals

Browse Source
This commit is contained in:
Phil
2026-07-14 20:07:23 +03:00
parent 42df57be7d
commit c057890007
2 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
rtl/controller/src/controller_wrapper_axil.sv
View File

@ -166,10 +166,10 @@ parameter int unsigned WRITE_STATUS_WIDTH = LEN_WIDTH + TAG_WIDTH + AXIS_ID_WIDT
assign desc_write_cmd = {desc_write_len_and_tag[LEN_WIDTH+TAG_WIDTH-1:0],desc_write_addr[AXI_ADDR_WIDTH-1:0]};
logic [READ_STATUS_WIDTH-1:0] status_read_cmd, status_read_cmd_in;
assign status_read_cmd = status_read[READ_STATUS_WIDTH-1:0];
assign status_read = status_read_cmd[READ_STATUS_WIDTH-1:0];
logic [WRITE_STATUS_WIDTH-1:0] status_write_cmd, status_write_cmd_in;
assign status_write_cmd = {status_write_config[TAG_WIDTH+AXIS_ID_WIDTH+AXIS_DEST_WIDTH+AXIS_USER_WIDTH+3:0], status_write_len[LEN_WIDTH-1:0]};
assign {status_write_config[TAG_WIDTH+AXIS_ID_WIDTH+AXIS_DEST_WIDTH+AXIS_USER_WIDTH+3:0], status_write_len[LEN_WIDTH-1:0]} = status_write_cmd;
logic ready_desc_read, ready_desc_write, ready_status_read, ready_status_write;
logic valid_desc_read, valid_desc_write, valid_status_read, valid_status_write;