fix: signal names in reflectometer
This commit is contained in:
@ -283,7 +283,7 @@ module reflectometer_top #(
|
|||||||
//------------------------------------------------------------
|
//------------------------------------------------------------
|
||||||
// DAC -> ADC CDC
|
// DAC -> ADC CDC
|
||||||
//------------------------------------------------------------
|
//------------------------------------------------------------
|
||||||
always_ff @(posedge adc_clk_in or posedge adc_rst) begin
|
always_ff @(posedge adc_clk or posedge adc_rst) begin
|
||||||
if (adc_rst) begin
|
if (adc_rst) begin
|
||||||
sample_req <= 1'b0;
|
sample_req <= 1'b0;
|
||||||
sample_req_sync2 <= 1'b0;
|
sample_req_sync2 <= 1'b0;
|
||||||
@ -299,7 +299,7 @@ module reflectometer_top #(
|
|||||||
//------------------------------------------------------------
|
//------------------------------------------------------------
|
||||||
// ADC -> DAC CDC
|
// ADC -> DAC CDC
|
||||||
//------------------------------------------------------------
|
//------------------------------------------------------------
|
||||||
always_ff @(posedge dac_clk_in or posedge dac_rst) begin
|
always_ff @(posedge dac_clk or posedge dac_rst) begin
|
||||||
if (dac_rst) begin
|
if (dac_rst) begin
|
||||||
sample_done <= 1'b0;
|
sample_done <= 1'b0;
|
||||||
sample_done_sync2 <= 1'b0;
|
sample_done_sync2 <= 1'b0;
|
||||||
|
|||||||
Reference in New Issue
Block a user