baulin.fa/reflectometer_fpga_project
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

fix: bad checksums in axis_mac

Browse Source
This commit is contained in:
Phil
2026-04-30 13:05:06 +03:00
parent 138c5d7dce
commit a018b3d215
1 changed files with 10 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

19
rtl/ethernet-udp/src/eth/axis_mac.sv
View File

@ -283,6 +283,8 @@ module axis_mac
reg [31:0] arp_delay; reg [31:0] arp_delay;
reg arp_cached; reg arp_cached;
reg write_en_flag;
always @(posedge gmii_tx_clk or negedge rst_n) begin always @(posedge gmii_tx_clk or negedge rst_n) begin
if (!rst_n) begin if (!rst_n) begin
tx_state <= TX_IDLE; tx_state <= TX_IDLE;
@ -293,8 +295,8 @@ module axis_mac
udp_send_data_length <= 16'd0; udp_send_data_length <= 16'd0;
udp_tx_req <= 1'b0; udp_tx_req <= 1'b0;
arp_delay <= 32'b0; arp_delay <= 32'b0;
write_en_flag <= 1'b0;
s_axis_tx_tready <= 1'b0;
req_ready <= 1'b0; req_ready <= 1'b0;
tx_req_len <= 16'd0; tx_req_len <= 16'd0;
@ -309,8 +311,8 @@ module axis_mac
case (tx_state) case (tx_state)
// Ready to accept a new packet request // Ready to accept a new packet request
TX_IDLE: begin TX_IDLE: begin
write_en_flag <= 1'b0;
udp_tx_req <= 1'b0; udp_tx_req <= 1'b0;
s_axis_tx_tready <= 1'b0;
tx_bytes_written <= 16'd0; tx_bytes_written <= 16'd0;
tx_req_inflight <= 1'b0; tx_req_inflight <= 1'b0;
@ -340,7 +342,6 @@ module axis_mac
// Pulse ARP request // Pulse ARP request
TX_ARP_REQ: begin TX_ARP_REQ: begin
req_ready <= 1'b0; req_ready <= 1'b0;
s_axis_tx_tready <= 1'b0;
udp_tx_req <= 1'b0; udp_tx_req <= 1'b0;
arp_delay <= 32'ha000000; arp_delay <= 32'ha000000;
@ -350,7 +351,6 @@ module axis_mac
// Wait until ARP is resolved // Wait until ARP is resolved
TX_ARP_SEND: begin TX_ARP_SEND: begin
req_ready <= 1'b0; req_ready <= 1'b0;
s_axis_tx_tready <= 1'b0;
udp_tx_req <= 1'b0; udp_tx_req <= 1'b0;
// sent // sent
@ -383,7 +383,7 @@ module axis_mac
if (udp_ram_data_req) begin if (udp_ram_data_req) begin
udp_tx_req <= 1'b0; udp_tx_req <= 1'b0;
s_axis_tx_tready <= 1'b1; write_en_flag <= 1'b1;
tx_state <= TX_STREAM; tx_state <= TX_STREAM;
end end
end end
@ -394,7 +394,6 @@ module axis_mac
udp_tx_req <= 1'b0; udp_tx_req <= 1'b0;
// keep ready high while receiving payload bytes // keep ready high while receiving payload bytes
s_axis_tx_tready <= (tx_bytes_written < tx_req_len);
if (s_axis_tx_tvalid && s_axis_tx_tready) begin if (s_axis_tx_tvalid && s_axis_tx_tready) begin
tx_ram_wr_data <= s_axis_tx_tdata; tx_ram_wr_data <= s_axis_tx_tdata;
@ -403,7 +402,6 @@ module axis_mac
tx_bytes_written <= tx_bytes_written + 1'b1; tx_bytes_written <= tx_bytes_written + 1'b1;
if (tx_bytes_written + 1'b1 >= tx_req_len) begin if (tx_bytes_written + 1'b1 >= tx_req_len) begin
s_axis_tx_tready <= 1'b0;
tx_state <= TX_WAIT_DRAIN; tx_state <= TX_WAIT_DRAIN;
end end
end end
@ -413,7 +411,8 @@ module axis_mac
// Wait until TX RAM starts draining enough to allow // Wait until TX RAM starts draining enough to allow
// the next request. // the next request.
TX_WAIT_DRAIN: begin TX_WAIT_DRAIN: begin
s_axis_tx_tready <= 1'b0; // s_axis_tx_tready <= 1'b0;
write_en_flag <= 1'b0;
udp_tx_req <= 1'b0; udp_tx_req <= 1'b0;
if (udp_ram_data_count <= tx_release_threshold) if (udp_ram_data_count <= tx_release_threshold)
@ -425,11 +424,13 @@ module axis_mac
tx_state <= TX_IDLE; tx_state <= TX_IDLE;
tx_ram_wr_en <= 1'b0; tx_ram_wr_en <= 1'b0;
udp_tx_req <= 1'b0; udp_tx_req <= 1'b0;
s_axis_tx_tready <= 1'b0;
req_ready <= 1'b0; req_ready <= 1'b0;
write_en_flag <= 1'b0;
end end
endcase endcase
end end
end end
assign s_axis_tx_tready = write_en_flag || udp_ram_data_req;
endmodule endmodule