Debugged modules: sampler, generator, part of the accum module.
This commit is contained in:
@@ -27,13 +27,6 @@ module generator
|
||||
|
||||
logic enable, synced;
|
||||
|
||||
initial begin
|
||||
cnt_pulse_period = '0;
|
||||
cnt_pulse_num = '0;
|
||||
enable = 0;
|
||||
synced = 0;
|
||||
dac_out = ZERO_LEVEL;
|
||||
end
|
||||
|
||||
always @(posedge clk_dac) begin
|
||||
if (rst) begin
|
||||
@@ -92,4 +85,4 @@ module generator
|
||||
end
|
||||
end
|
||||
end
|
||||
endmodule
|
||||
endmodule
|
||||
Reference in New Issue
Block a user