baulin.fa/reflectometer_fpga_project
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity

infra: increase sim time for larger tests

Browse Source
This commit is contained in:
Phil
2026-04-28 13:29:05 +03:00
parent 312bc0c798
commit 4efc2f02a9
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
scripts/vivado.mk
View File

@ -180,7 +180,7 @@ sim: $(PROJECT).xpr gen_ip
echo "update_compile_order -fileset sources_1" >> run_sim.tcl echo "update_compile_order -fileset sources_1" >> run_sim.tcl
echo "update_compile_order -fileset sim_1" >> run_sim.tcl echo "update_compile_order -fileset sim_1" >> run_sim.tcl
echo "launch_simulation" >> run_sim.tcl echo "launch_simulation" >> run_sim.tcl
echo "run 1000 us" >> run_sim.tcl echo "run 10000 us" >> run_sim.tcl
echo "quit" >> run_sim.tcl echo "quit" >> run_sim.tcl
vivado -mode batch -source run_sim.tcl vivado -mode batch -source run_sim.tcl